Skip to content

Added reduce_all layoutinfer & a reduce_all case#543

Merged
sunshinemyson merged 1 commit intoVeriSilicon:mainfrom
chxin66:reduce_all
Jan 9, 2023
Merged

Added reduce_all layoutinfer & a reduce_all case#543
sunshinemyson merged 1 commit intoVeriSilicon:mainfrom
chxin66:reduce_all

Conversation

@chxin66
Copy link
Contributor

@chxin66 chxin66 commented Jan 5, 2023

Type: New feature
Signed-off-by: Chen Xin jack.chen@verisilicon.com

@chxin66 chxin66 force-pushed the reduce_all branch 2 times, most recently from 95c24cf to 1aad9e0 Compare January 6, 2023 03:15
Type: New feature
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
@sunshinemyson sunshinemyson merged commit 58d36ab into VeriSilicon:main Jan 9, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants